Design aspects of a high-speed sensorless brushless dc motor using third harmonic back-emf for sensorless control J. Appl. Phys. 103, 07F110 (2008) The 12-step sensorless drive scheme requires an interval to detect the zero crossing of the back emf. The voltage regulating pulse-width modulation ͑PWM͒ is commonly used for the speed control of a motor. However, it induces the fluctuation of the back emf and makes the zero-crossing detection difficult. This paper proposes two digital approaches to the zero-crossing detection for the presence of the PWM. One approach is to vary the zero-crossing detecting period linearly with respect to the speed of the motor. The other is to detect the back emf only on the positive pulses of the PWM in order to avoid the fluctuation of the back emf. A digital filter is also incorporated in order to eliminate the noise generated by the PWM. Experiments show that both approaches have good performance for the speed control of the brushless dc motor.
I. INTRODUCTION
Recently, several sensorless drive schemes have been proposed for a brushless dc motor. [1] [2] [3] Among them, Wang et al. 3 presented a novel 12-step sensorless drive scheme for a three-phase brushless dc motor, so that the active angular period can be extended from 120°to 168.75°. It has been shown that the larger the active angular period is, the larger is the torque generated by the motor. However, the detecting period for the zero crossing is fixed to 30 electrical degrees in the 12-step sensorless drive scheme. It results in the difficulty for the speed control of the motor, especially for low speed, since the duty cycle of the pulse-width modulation ͑PWM͒ in the zero-crossing detecting period must be full. Shao et al. 4 presented analog circuit for the back emf detection in the presence of the PWM. To overcome this problem, this paper proposes two digital approaches to the zero-crossing detection for the presence of the PWM. The first approach is to vary the zero-crossing detecting period linearly with respect to the speed of the motor. When the speed is slower, the electrical angle range for the zero-crossing detection shrinks, so that the time period for the zero-crossing detection is still almost the same for different speeds. Thus, the performance of the detection is not affected, while the PWM can work for a wide range of speeds.
An alternative approach is to detect the back emf only on the positive pulses of the PWM in order to avoid the fluctuation of the back emf. Such an approach can be easily implemented by a field-programmable gate array ͑FPGA͒ chip. Moreover, it requires additionally a digital filter to eliminate the noise generated by the PWM.
II. 12-STEP SENSORLESS DRIVE
For simplicity, this paper considers only the 12-step 150°s ensorless drive scheme, which combines the 120°and 180°d rives. Between the electrical angles of ͑30+ 60k͒ and ͑60 +60k͒ degrees, where k is a natural number, the motor rotates in the six-step 120°drive mode so that the zerocrossing points can be detected, while the 180°drive mode applies between the electrical angles of ͑0+60k͒ and ͑30 +60k͒ degrees. This is illustrated in Fig. 1 . It is apparent that there are 12 steps in an electrical circle. The odd steps are the 180°drive mode, while the even steps are the 120°drive mode. It can also been seen in Fig. 1 that it lasts 150 electrical degrees before changing the polarity of one phase. There are two phase commutations for each zero crossing of the back emf:
• One is at the same time of the happening of the zero crossing ͑for the 180°drive mode͒ and • The other is T ZC ͑k͒/2 delay ͑for the 120°drive mode͒, a͒ Author to whom correspondence should be addressed. where T ZC ͑k͒ is the interval time between the ͑k −1͒th and the kth zero-crossing points of the back emf.
For the speed control, the dc load voltage is regulated by a switching transistor driven by a PWM signal, so that the load voltage is proportional to the duty cycle of the PWM. In Ref. 3 the zero-crossing detection period is fixed to be 15 electrical degrees. A direct extension to the speed control is to set this period having full duty cycle of the PWM, so that the zero-crossing detection is not affected by the PWM. However, low speed control will fail, since the dc load voltage is only partly controlled and is equal to the supply voltage in the detection period.
III. VARYING-PERIOD APPROACH
Let ZC be the angular period of the zero-crossing detection ͑see Fig. 1͒ . First, the motor runs with the full duty cycle of the PWM and ZC = 15°to obtain the possible maximum speed v M . Next, set the duty cycle as the unit duty cycle ͑e.g., 2 −11 %͒ and ZC = 1°to achieve the possible minimum speed v m . The linearly varying-period relation of ZC to the speed v is then
Two cascade proportional integral ͑PI͒ controllers form the speed control scheme of the motor with the 12-step 150°s ensorless driver, as shown in Fig. 2 . The inner PI loop is for the current control and is incorporated with an antiwindup strategy. Its output v l generates the duty cycle of the PWM. The antiwindup PI controller can be written as
where e i = i − i * , t s is the sampling time and i a is the output of the antiwindup. The compensation value i a is the result of multiplying the excess of v l over the saturation limit ͑e.g., 2 11 ͒ with the gain K a . A brushless dc ͑BLDC͒ motor used as a spindle motor of a 50ϫ CD-ROM is taken as an experimental target. The speed control algorithm is implemented on an FPGA chip with 50 MHz. The carrier frequency of the PWM is set as 50/ 2 11 = 0.0244 MHz. It is found that v M = 5500 rpm and v m = 180 rpm. The histories of the speed responses without and with the antiwindup are shown in Fig 3. The responses for the controller without the antiwindup have fluctuations, especially for low speed commands. This is because the outputs of the controller touch the bound several times. On the contrary, the controller with the antiwindup has very good performance. It is also verified that the linearly varying zerocrossing detection period is effective for the speed control. Figure 4 shows, furthermore, the voltage histories of the three phases for the speed commands of 5000 and 1000 rpm. It is easy to see the full duty cycle intervals for the zerocrossing detection; 14.1°for 5000 rpm and 3.6°for 1000 rpm.
IV. DIGITAL FILTER APPROACH
The approach without interrupting the PWM signals is to detect the back emf only on the positive pulses of the PWM. This approach is hard to implement on a DSP or a microprocessor; but is easy on an FPGA chip, since a FPGA handles all processes including the PWM in the pace of the system clock. This approach utilizes the following techniques:
• A synchronization mechanism with the PWM provides the start and the end of each positive pulse of the PWM. The zero-crossing detection is performed only in the intervals of the positive pulses.
• Two stages of digital filter are applied. One is a delay of two system clocks from the start of a positive pulse before detecting the zero crossing. The other stage is a noise elimination filter, which records consecutive results of the comparator of the back emf with the neutral voltage for five system clocks. If five consecutive results are all true, the zero crossing occurred five system clocks ago.
The histories of the speed responses with the digital filter for the zero-crossing detection are shown in Fig. 5 . It is of no doubt that the resulting performance is satisfied. The overshoots are even a little less than those in the varying-period approach. The voltages of the three phases are recorded in Fig. 6 , which show that there are some noises in the positive pulses.
V. CONCLUSIONS
This paper proposes two digital approaches to the zerocrossing detection for the presence of the PWM. An antiwindup PI speed controller incorporated with one of these two approaches has been proved well suitable for the speed control of a BLDC motor with the 12-step sensorless driver. Experimental results also show the voltage behaviors of the three phases during the speed control.
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